Abstract -Present specifications for computer power supplies for networking applications call for designs with dual inputs: the universal ac-line input and the 48-V nominal dc input. In this paper, a design and evaluation of the dc-input version of a 900-W server power supply is presented. The dc-input version of this power supply is leveraged from the ac-input version by using the same output stage, and by replacing the ac front-end in the ac-input version with a dc front end which provides the same input voltage to the output stage. By adopting this design approach, it is possible to achieve design modularity, design standardization, minimize the design time, optimize utilization of resources, and minimize the cost. The dc-input version uses a cascade connection of two dc boost converters because of its superior performance compared with other topologies.
I. INTRODUCTION
With a rapid growth of the Internet, telecom operators are aggressively adding new equipment to their networks so that they can use the existing telecom infrastructure to provide Internet services. This new equipment consists primarily of data processing and networking equipment such as servers, routers, and modems. This collocation of the data and telecom equipment has brought about new requirements for powering data processing equipment [ 11.
Generally, the computer and telecommunication industries employ different power system architectures because of different requirements on their reliability and availability performance, as well as reserve time in the case of an ac outage. The telecom industry uses a -48-V-bus distributed power system, which is backed up by a -48-V dc battery plant. The battery plant usually provides many hours of reserve time. The computer industry employs unintermptible power supplies (UPSs) to provide reserve time during blackouts. Typically, an U P S system provides up to 30 minutes of the reserve time, which is by far much shorter than the reserve time required by telecommunication systems. As a result, powering of power supplies from the -48-V telecom dc bus is a natural choice for data processing equipment placed in the telecom environment.
In fact, present specifications for power supplies for computers for networking applications already call for designs with dual inputs: the universal ac-line input and the 48-V nominal dc input.
0-7803-5864-3/00/$10.00 0 2000 IEEE The requirement for the dual input-voltage power supplies puts a significant burden on the power supplies manufacturers because of the additional efforts and resources necessary to design, manufacture, and handle two versions of a power supply. Furthermore, since presently the volume of the dcinput version is still a small fraction of the volume of the acinput version, the additional engineering effort required for the design of the dc-input version might not pay off, unless the dc-input version design is done by leveraging the ac-input version design to the highest extent possible.
To minimize the effort and resources required for the design of a dual-input power supply for computers for networking applications, a maximally leveraged, modular design approach is proposed in this paper. In this approach, the ac-and dc-input versions of the power supply use different front ends and the same output stage, as shown in Fig. 1 . Specifically, the ac-input version employs a PFC boost-converter front end, whereas the dc-input version uses a cascade connection of two dcldc boost converters. The implementation with two cascaded boost converters was selected because of its superior performance compared with other topologies.
The proposed modular design does not require any redesign of the output stage since both front ends provide the same input voltage to the output stage, usually, 380 V. In addition, by physically separating the front end and the output 
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stage by placing them on two separate printed circuit boards, and by providing the necessary interface between the boards through connectors, it is possible to achieve a modular design. Finally, the designs for both the ac and dc boost front ends can be standardized for a number of power levels. With standardized front-end modules, the design effort for the dual-input power supplies can be dramatically reduced.
The proposed modular approach with two cascaded dcldc boost converters is evaluated on the dc-input front end for a 900-W server power supply for networking applications.
TOPOLOGY EVALUATION
Generally, the front-end in the dc-input version of computer power supplies for networking applications can be implemented as a single-stage or multi-stage converter as illustrated in Fig. 2 . Since the safety isolation is achieved in the dcldc output stage, the front end does not need to be isolated.
A. Single-Stage Front End
The simplest single-stage topology for the dc-input front end is the boost converter, shown in Fig. 3 boost converter could be employed only at lower output power levels, typically below 200-350 W, depending on the number of MOSFETs connected in parallel. With a passive snubber (e.g., [2] ), the output power of the single-stage boost converter can be increased up to 350-400 W, whereas with an active soft-switching (e.g., [3] ), the output power could be as high as 400-450 W.
To further increase the output power level, lower-voltagerated MOSFETs should be used. Generally, the 150/200-V MOSFETs have a significantly lower on-state resistance than the 500-V MOSFETs. To achieve a lower voltage stress on the boost switch, the high output voltage seen by the boost switch in Fig. 3 has to be decreased through a transformer. A possible topology is the full-bridge isolated boost converter [4] , shown in Fig. 4 . Unfortunately, in this topology the voltage stress on the secondary-side diodes is doubled. As a result, less efficient 90011 000-V fast-recovery-type rectifiers must be used for D, and D Z in Fig. 4 . Due to a very high primary-side current at the minimum input voltage, the parasitic inductances of the circuit have a profound effect on the circuit's performance. Generally, the leakage inductance of the transformer as well as the parasitic inductances of the primary-side current traces should be minimized to reduce the ringing associated with these inductances.
B, Two-Stage Front End
The simplest two-stage topology for the dc-input front end is the cascade connection of two boost converters as shown in A boost converter supplied from a 100-125-V dc power source exhibits a similar efficiency as the corresponding PFC boost converter supplied from a 100-125-V, ac power source (typically, above 95%). Depending on the maximum output power level, two or three MOSFETs should be connected in parallel in both boost stages. Both boost stages can operate with hard switching. For improved performance, the second boost stage can be implemented with soft switching [2], [3] . At higher output power levels, typically above 1000-1500 W at the output of the front end, a possible altemative to paralleling of the MOSFETs is paralleling of the boostconverter modules, especially in the first boost stage. The paralleled modules can be interleaved, which significantly reduces the current ripple, and, therefore, the size of the filter at both the input and output of the converter. However, the interleaving of converters requires a more complex control circuit in order to achieve a good current sharing between the paralleled converters.
Another possible two-stage topology for the dc-input front end is the cascade connection of a dcldc transformer as the first stage and the basic boost converter as the second stage, as shown in Generally, it can be concluded that the bridge-type topologies in Figs. 4 and 6 are less attractive than the singleor two-stage boost-converter topologies because they require an extra transformer, more complex control with high-side dnvers, and must employ less-efficient and more-expensive high-voltage fast-recovery rectifiers.
DESIGN OF TWO CASCADED BOOST CONVERTERS
The design of the dc-input front end with two cascaded boost converters is illustrated on a 900-W server power supply for networking applications. 
A. Power Stage
In order to use 150-V power devices in the first boost stage, intermediate voltage Vol in Fig. 5 should be designed to be in the range 1OOV to 120V. As Vol increases, the efficiency of the first boost stage decreases while the efficiency of the second boost stage increases. Furthermore, as Vol increases, the voltage stress on boost switch Ql and boost diode Dl increases. The optimal value of intermediate voltage Vol should be found experimentally. For the first design iteration, Val= 110 V was chosen. The two boost stages operate at the same switching frequency. Their operation should be synchronized in order to minimize the noise interaction between them. First, the design of the second boost stage is presented.
1) Second Boost Stage:
The second boost stage is designed by leveraging the design of the corresponding PFC stage in the ac-input version of the power supply, i.e., by employing the same major components as in the corresponding PFC stage in the ac-input version. The same switching frequency, fs = 80 kHz, was selected.
The maximum average input current of the second boost converter is 1200 --=11.36A The desired value of boost inductor L2 is around 0.5 mH [3] . Boost inductor L2 is implemented with two toroidal cores Kool Mp 77071-A7 (Magnetics), each with 68 turns of copper wire AWG16.
The maximum rms ripple current through the output filter capacitor is obtained as Boost inductor LI is designed to achieve a ripple current with an amplitude (Ai~1/2) equal to 510% of the maximum average input current I,lavemax, i.e., To handle this large ripple current, three paralleled aluminum electrolytic capacitors of 330 pF/160 V (Panasonic) and one metallized polyester film capacitor of 47 pF/150 V (Vishay) are used.
B. Control Circuit
Major issues of the control circuit design are the synchronization between the two boost PWM controllers, the voltage-mode control, and the employment of high-current gate drives to dnve the paralleled MOSFETs.
An oscillator based on the integrated timer 555 generates the synchronization pulses and the ramp signal for the voltage-mode control. The PWM controllers of the two boost stages are built around the integrated controllers 3843. For driving the paralleled MOSFETs, the integrated MOSFET drivers 4420 are used. The schematic of the control circuit is shown in Fig. 7 .
IV. EXPERIMENTAL RESULTS
The measured performance of the two stand-alone boost stages is presented first. Tables I and I1 show Table 111 . With increasing voltage V,,, the total efficiency increases. It should be noticed that the total efficiency is slightly higher than the product of the efficiencies of the two stand-alone boost stages, which is mostly the result of the slightly reduced ripple current across the intermediate capacitor, Col in Fig. 5 . All the temperatures in Table I11 are a few O C higher than the corresponding temperatures in Tables I and 11 , which is the result of the increased ambient temperature inside the power supply chassis due to a higher total power dissipation.
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From Tables 1-111 input voltage range V, = 40-75 V are shown in Table IV . As can be seen, with increasing input voltage V,, the temperature of the paralleled MOSFETs and the temperature of the Schottky diodes in the first boost stage significantly decrease (because the input current decreases) while the temperature of the paralleled MOSFETs and the temperature of the diode in the second boost stage are almost constant, i.e., they only slightly decrease which is the result of the slightly decreased ambient temperature inside the power supply chassis due to a lower total power dissipation. If in some applications the temperatures of the power devices in the second boost stage are required to be lower than the values presented in Table IV , boost switch Q2 could be implemented with three paralleled MOSFETs or the whole second boost stage could be implemented with a passive snubber or active soft switchmg. For example, by using the active soft switching technique presented in [3], the temperature of the power devices at Tumb = 24OC can be kept below 45"C, while the efficiency of the second boost stage can be improved by approximately 1%.
v. SUMMARY A 1.2-kW, dc-input front-end for a 900-W server power supply for networking applications is implemented by using a cascade connection of two boost converters because of its superior performance compared with other topologies. The boost converter in the first stage boosts the input voltage in the range of 40-75 V to 115 V, whereas the boost converter in the second stage gives an additional boost to 375 V. Due to a relatively low output voltage of the first boost stage, this stage is implemented with 150-V MOSFETs and Schottky rectifiers, which maximize the conversion efficiency. The second boost stage is implemented as the corresponding PFC boost stage in the ac-input version of the power supply. It was found that the overall efficiency of the two-stage boostconverter dc-input front end at low input voltage (40 Vdc) is approximately the same as the efficiency of the ac-input PFC boost converter at low line (85 Vac). It should be noted that at lower power levels, a single-stage boost converter is also a viable approach because it enables the minimization of the component count, size, and cost of the front end.
